P3041 QorIQ (Deutsch)/(English)

Kursbeschreibung

The P3041 has four Power Architecture e500mc cores. Each core has a 32KB I-Cache and D-Cache and a private 128KB L2 Cache. Another 1MB shared L3 CoreNet platform cache is also available. CoreNet fabric is Freescale next generation Front-side Interconnect Standard for multicore products. In addition, the P3041 has a 64-bit DDR3/3L SDRAM Memory Controller with ECC, Ethernet interfaces (two 10GBps, eight 1GBps), Four PCIe, two SRIO, Two USB, SPI, four I2C, Dual SATA interfaces, an Enhanced Local Bus Controller (eLBC), MPIC, two DMA engines, Encryption (SEC 4.2), and much more.

The class will cover both the hardware and software aspect of the device. Each topic is self-contained. That is, both hardware and software materials are included to make the topic complete. The class consists of lectures and exercises.

Note: Total topics covered will vary depending on class size, student's background, and pace of the class. Our instructors are flexible to adapt and adjust topics to suit your requirements.

After this course, the student will be familiar with the different modules of the P3041 microprocessor.

Themenschwerpunkte

  • Overview of the overall functional descriptions of the P3040 architecture.
  • Understand the expanded internal memory map structure including Local Access Window (LAWs) and Inbound/Outbound Address Translation Mapping Units (ATMUs).
  • Learn the latest e500mc core programming model, register types, and usages. Learn the difference between the e500mc and e500v2 core. Also learn the e500mc Hypervisor programming model and processor control instructions.
  • Write efficient exception service routines for the new e500mc and Multicore Programmable Interrupt Controller (MPIC) by understanding new interrupt instructions, new interrupt features such as interrupt proxy, error reporting, new NMI, Doorbell, interrupts and multicore interrupt model.
  • Configure and optimize the 32KB L1 Instruction cache and 32KB Data cache for each e500mc core with new “Stashing”, CoreNet data intervention, Write Shadow Mode, parity generation and checking to maximize performance.
  • Configure and optimize the unified 128KB Backside L2 Cache with L2 data ECC and L2 tags parity checking, L2 error control and reporting, error capture and injections for testing.
  • Initialize the enhanced demand-paged virtual two-level Memory Management Unit with Hypervisor mode operations to perform address translation, access control, and protection.
  • Configure the PAMU (Peripheral Access Management Unit), which provides address translation and access control for all bus masters in the system.
  • Configure and initialize the DDR3 SDRAM memory controllers with ECC support. Each memory controller has support for error injection for debugging and testing.
  • Program the Enhanced Local Bus Controller (eLBC) using GPCM machines for static memories or peripheral devices, FCM machines for NAND Flash, and UPM machines for devices that require re-fresh.
  • Configure the initialize the Ethernet ports: A10-Gigabit Ethernet (10GEC) with XAUI transmit and receive interfaces; and the Data Three Speed Ethernet Controller (dTSEC) for 10/100/1000 Mbps operations.
  • Understand and configure hardware off-loading capabilities through Frame, Queue, and Buffer Manager to parse, classify, and inspect packet layer protocols up to L4. Based on user setting, the packets are queued, forwarded, decrypted/encrypted, send out on a different interface, discarded, etc… at line rate even with load above 10Gbps per frame manager.
  • Configure and initialize the four PCI Express 2.0 controllers with RC and EP configurations, 32- and 64-bit address support.
  • Program and initialize the two 4-channel DMA controllers to transfer data between memory and Input/Output address spaces with 256 byte block transfer, externally-controlled transfer pins.
  • Configure and learn how to initialize the P3041 from power-on reset.
  • Understand how the Security Engine (SEC4.2) can off-load computation intensive security functions i.e. cryptographic engine accelerators such as Public Key, DES, and AES.Understand the serial RapidIO™ interconnect controller operation.

Voraussetzungen

Understanding PowerQUICC III processors (MPC85xx) is helpful. Also, familiarity with C language, with emphasis in data structure organization is advantageous.

Zielgruppe

The P3041 training course is for software, hardware, firmware, and test designers, who want to build compute-intensive and I/O-intensive environment; systems with Hypervisor features, which allow different cores to run different operating systems with secure partitioning and perhaps managing a few virtual machines is one such application. Telecom, Datacom, wireless infrastructure, and mil/aerospace are other applications.Managers, system architects, and project leaders, are also encouraged to attend the class for an in-depth understanding of the SOC device.

FlexyTrain: Unsere Flexibilität – Ihr Plus

Keinen passenden Termin gefunden? Kein Problem: Bei der Planung unserer Kurstermine bieten wir Ihnen ein Höchstmaß an Flexibilität. Im Klartext: Gemeinsam mit Ihnen finden wir einen geeigneten Termin. Sprechen Sie uns an!