Designing for High Performance (Deutsch)/(English)

Kursbeschreibung

This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through VHDL standard language.
The course goes into great depth and teaches efficient methods for writing VHDL code in a way that produces the precise digital circuit for various constraints like high frequency, low power, and minimal area.
The course combines 50% theory with 50% practical work in every meeting. The practical labs cover all the theory and also include practical digital design.
This course also enriches digital engineers with many years of experience.

The course covers the full synthesis process flow starting from reviewing methodologies, using development tools, adding constraints, implementing every VHDL structure in an optimal way, understanding the problems with bad coding style, learning the differences between simulation pre- and post-synthesis, analyzing critical paths, and reading and analyzing synthesis reports.

In addition, the course focuses on writing efficient code to save area, increasing frequency, designing for low power consumption, dealing with skew problems, working with external IPs, using attributes in VHDL code, implementing reliable, and high speed finite state machines, solving design problems like high fanout and more.

Themenschwerpunkte

  • Write an efficient code to maximize FPGA architecture and synthesis tools utilization
  • Design pipeline circuits with an emphasis on latency and throughput
  • Solve timing closure issues and optimize critical paths
  • Employ advanced PLL configuration for different work modes
  • Design optimal arithmetic circuits with an emphasis on algorithms
  • Design generic building blocks to enhance reusability and maintainability
  • Design multi-clock domains and synchronization circuits for variety use cases
  • Design reliable reset circuits
  • Design state machines for high frequency and reliability
  • Design reliable asynchronous FIFO using design optimization techniques

Voraussetzungen

Some experience with FPGA design, VHDL

Zielgruppe

Hardware engineers who develop FPGAs and would like to enhance their skills, in order to understand synthesis limitations, to acquire better expertise on avoiding digital problems and to be to write efficient coding style for synthesis

Begleitendes Kursmaterial

  • course notes

FlexyTrain: Unsere Flexibilität – Ihr Plus

Keinen passenden Termin gefunden? Kein Problem: Bei der Planung unserer Kurstermine bieten wir Ihnen ein Höchstmaß an Flexibilität. Im Klartext: Gemeinsam mit Ihnen finden wir einen geeigneten Termin. Sprechen Sie uns an!