ARM Cortex-M4(F) (Deutsch)/(English)

Kursbeschreibung

This course is splitted into three important parts:

- Cortex M4 architecture

- Cortex M4 software implementation and debug

- Cortex-M4 hardware implementation

Although the Cortex-M4 seems to be a simple 32-bit core, it supports sophisticated mechanisms, such as exception pre-emption, internal bus matrix and debug units.

Through a tutorial, the Cortex-M4 low level programming is explained, particularly the ARM linker parameterizing and some tricky assembly instructions.

The course also indicates how to use new DSP and FPU instructions to boost DSP algorithm implementation. Note that attendees can replay these labs after the training.

The course also details the hardware implementation and provides some guidelines to design a SoC based on Cortex-M4, taking benefit of concurrent AHB transactions.

An overview of the Coresight specification is provided prior to describing the debug related units.

Labs are running using KEIL IDE

Themenschwerpunkte

  • INTRODUCTION TO ARM CORTEX-M4
    • ARM Cortex-M4 processor macrocell
    • Programmer’s model
    • Instruction pipeline
    • Fixed memory map
    • Privilege, modes and stacks
    • Memory Protection Unit
    • Interrupt handling
    • Nested Vectored Interrupt Controller [NVIC]
    • Power management
    • Debugging
  • ARM CORTEX-M4 CORE
    • Special purpose registers
    • Datapath and pipeline
    • Write buffer
    • Bit-banding
    • System timer
    • State, privilege and stacks
    • System control block
  • ARCHITECTURE OF A SOC BASED ON CORTEX-M4
  • EMBEDDED SOFTWARE DEVELOPMENT WITH CORTEX-M4
  • THUMB-2 INSTRUCTION SET
  • CORTEX-M4 DSP INSTRUCTION SET
  • FLOATING POINT UNIT
  • C/C++ COMPILER HINTS AND TIPS FOR Cortex-M4
  • INTERRUPTS
  • EXCEPTIONS
  • MEMORY PROTECTION UNIT
  • INVASIVE DEBUG
  • NON-INVASIVE DEBUG
  • AMBA3.0 INTERCONNECT SPECIFICATION
  • AHB - ADVANCED HIGH PERFORMANCE BUS
  • APB - ADVANCED PERIPHERAL BUS
  • AHB CORTEX-M4 HARDWARE IMPLEMENTATION

Voraussetzungen

A basic understanding of microcontrollers is mandatory.

Due to the high degree of functionality and integration of this device, the student is encouraged to gain some familiarity beforehand by reviewing current documentation for this product.

Zielgruppe

Application Software and system engineers who need to come up to speed quickly on how to design with this architecture.

FlexyTrain: Unsere Flexibilität – Ihr Plus

Keinen passenden Termin gefunden? Kein Problem: Bei der Planung unserer Kurstermine bieten wir Ihnen ein Höchstmaß an Flexibilität. Im Klartext: Gemeinsam mit Ihnen finden wir einen geeigneten Termin. Sprechen Sie uns an!